Quantum Information National Laboratory HUNGARY

> EÖTVÖS LORÁND UNIVERSITY

# **Simulation of quantum computers on tensor streaming processors**



Data-flow implementation of a quantum computer simulator



Organize data into streams flowing through the chip

**Computations:** operations on the elements of a data stream



Data-flow hardware + data-flow programming model = **Data-flow engine (DFE)** 



#### Qubit based architecture Qubit based architecture Quantum Information National Laboratory HUNGARY

quantum program (unitary)  $-\hat{U} = \hat{U}_{11} \cdot \hat{U}_{10} \cdot \hat{U}_9 \cdot \hat{U}_8 \cdot \hat{U}_7 \cdot \hat{U}_6 \cdot \hat{U}_5 \cdot \hat{U}_4 \cdot \hat{U}_3 \cdot \hat{U}_2 \cdot \hat{U}_1$ 







The elementary gate operations can be represented by sparse unitaries, mixing element pairs in the columns of V

Organizing the columns of V into a stream of data

DFE model of gate operations







VXM: int8, int16, int32, uint8, uint16, uint32, float16, float32, bool8, bool16, bool32

MXM: int8 x int8  $\rightarrow$  int32, float16 x float16  $\rightarrow$  float32



#### Think Fast: A Tensor Streaming Processor (TSP) Quantum Information National Laboratory HUNGARY for Accelerating Deep Learning Workloads 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) C2C C2C C2C C2C C<sub>2</sub>C C2C C<sub>2</sub>C C<sub>2</sub>C C2C C<sub>2</sub>C x4 VXM MXM MXM MEM MEM MXM MXM SXM SXM SUPERLANE 19 SUPERLANE 18 16 ALUs ELTE EÖTVÖS LORÁND UNIVERSITY per lane MAXE Technologies West MEM East MEM Maximum Performance Computing 320 320 320 320 44 independent 44 independent x x X x memory memory 320 320 320 320 banks/slices banks/slices **SUPERLANE 2** SUPERLANE 1 SUPERLANE 0 Instruction Control Units (ICUs) C<sub>2</sub>C C2C C<sub>2</sub>C C2C C2C PCIe Gen4 **x**4 $\mathbf{x}4$ x4 x4 **x**4 x4 Chip-to-Chip (C2C

### VXM slices

#### supported operations

add, sub, mul, neg, exp2, log2, tanh, cast
equal, not\_equal, less, greater, bitwise\_or
max, min, left shift, right shift, mask,



#### supported operands

- UINT8, INT8, BOOL8
- UINT16, INT16, BOOL16
- BOOL32, UINT32, INT32
- FLOAT16, FLOAT32

#### Operations over ALUs can be chined up (pipelined)

$$\rightarrow$$
 ALU 0  $\rightarrow$  ALU 1  $\rightarrow$  ALU 2  $\rightarrow$ 

- the connectivity between the ALUs is limited
- The ALU chain needs to be planned carefully





2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)





#### Groq adapts Meta's chatbot for its own chips in race against Nvidia

The move is significant because Meta's researchers originally developed LLaMA using chips from Nvidia Corp , which has a market share of nearly 90% for AI computing according to some estimates. Showing that a cuttingedge model can be moved to Groq's chips easily could help the startup prove that its products are a viable alternative to Nvidia.



#### US Army Validation Report Confirms Entanglement Al Cybersecurity Solution on Groq Tech

MOUNTAIN VIEW, Calif., Oct. 25, 2022 — The United States Army has released a <u>Validation Report</u> confirming that Entanglement Al's cybersecurity solution on <u>Grog</u> technology – specifically a **GroqNode** – and simultaneously using quantum and classical algorithms for anomaly detection, is running the world's fastest Quadratic Unconstrained Binary Optimization (QUBO) Solver, noted in the report as "dramatically faster and more accurate... – with far fewer false positives – than any known technology."





# Resource planing of Groq QC simulator





$$C_{\alpha} = U_{\alpha,0}C_0 + U_{\alpha,1}C_1$$

- 8x 32-bit float multiplications
- 6x 32-bit float additions
- in toal: 14 ALU units (from 16)

Save the transformed unitary on the other hemisphere

multiplication of complex numbers  $A \times B = (a_0 + ia_1) \times (b_0 + ib_1) =$  $(a_0b_0 - a_1b_1) + i(a_0b_1 + a_1b_0)$ 

4x multiplications and 2x additions



#### Sequence of quantum gate operations



Quantum Information

National Laboratory

HUNGARY

• alternating application of the quantum gates on the input unitary

• gates are distributet between the hemispheres during the initial IO



#### Issue of long compilation



• gates with different target/control qubits involves different row pairs

- need different gate program for each target/control qubit?
- each circuit needs to be compiled individually

- to invoke single program takes to much time ~ms
- need to chain up gate programs to amortize the init IO

• the compilation takes to much time: ~mins

Grog

• not practical in most of the use casaes





### Implementation for universal gate operations Old National Laboratory National Laboratory HUNGARY

- to resolve the long-compilation issue we designed a general gate implementation
- chain up multiple general gate operations to amortize the IO overhead
- How to design a general gate implementation?

• memory gather/scatter via memory maps

 upload precalculated memory maps to determine which data need to be gathered from the memory to produce the correct row-pair streams







Indirect memory addressing through maps is a powerful tool on the Groq chip





Grog



State-vector QC simulation on the Groq chip Old Content of Content



The elements of the state vector need to be permuted within a vector



## State-vector QC simulation on the Groq chip Olan Content of Conten

permutation/shifter slices to modify the elements within a 320-vector



Conclusions and outlooks

Quantum Information National Laboratory HUNGARY



GitHub https://github.com/rakytap/sequential-quantum-gate-decomposer



### Aknowledgement



This research was supported by the Ministry of Innovation and Technology and the National Research, Development and Innovation Office within the Quantum Information National Laboratory of Hungary and Grants No. 2020-2.1.1-ED-2021-00179, by the ÚNKP-22-5 New National Excellence Program of the Ministry for Culture and Innovation from the source of the National Research, Development and Innovation Fund, by the Hungarian Scientific Research Fund (OTKA) Grant No. K134437 and by the Hungarian Academy of Sciences through the Bolyai János Stipendium (BO/00571/22/11).

We acknowledge the computational resources provided by the Wigner Scientific Computational Laboratory (WSCLAB) (the formerWigner GPU Laboratory)

contact: Peter Rakyta, peter.rakyta@ttk.elte.hu

